A New Design of Low Power High Speed Hybrid CMOS Full Adderadmin glcd
از لینک زیر میتوانید مقاله A New Design of Low Power High Speed Hybrid CMOS Full Adder همراه با فایل ترجمه و شبیه سازی آن در محیط hspice را خریداری نمایید .
We have designed the full Adder using hybrid-CMOS logic style by dividing it in three modules so that it can be optimized at various levels. First module is an XOR-XNOR circuit, which generates full swing XOR and XNOR outputs simultaneously and have a good driving capability. It also consumes minimum power and provides better delay performance. Second module is a sum circuit which is also a XOR circuit and uses carry input and the output of the first module as input to generate sum output. Third module is a carry circuit which uses the output of the first stage and other inputs to generate carry output. In the new full adder design we have proposed new full adder circuit which reduce the power consumption, delay between carry out to carry in and PDP by 12 to 100%. Simulations are carried out on HSPICE using TSMC 0.18 μm CMOS technology.
Date of Conference: 20-21 Feb. 2014
Date Added to IEEE Xplore: 24 March 2014
INSPEC Accession Number: 14198423