Abstract

In this chapter, XOR and XNOR cells are introduced in CMOS standard cell libraries. The XOR and XNOR standard cells are optimized to achieve low-energy delay product (EDP). All circuits are simulated with HSPICE at a SMIC130 nm CMOS technology by a 1.2 V supply voltage. The XOR and XNOR standard cell layouts, abstract design, and standard cell characters are also described.